

$$\begin{aligned}t_{21} &= S_0 \\t_{22} &= S_0 \times 1/4 \\t_{23} &= S_0 \times 1/8 \\t_{24} &= S_0 \times 1/32\end{aligned}\quad (6)$$

The adder unit 59 adds the data t_1, t_2 from the bit compensation unit 58 and outputs the cumulative results t_{10}, t_{20} within the predetermined limit of the bit value input to the input buffer unit 33, which can be expressed by the following arithmetic expressions:

$$t_{10} = t_{11} + t_{12} + t_{13} + t_{14} \quad (7)$$

FIG. 5 is a flowchart for showing the steps of the division and multiplication selection of the division and multiplication selection unit 51.

First, the division and multiplication selection unit 51 receives the predetermined number of stages **n** and the scale count **Sc** (step S61). Next, the 15 division and multiplication selection unit 51 compares the bit value of the predetermined number of stages **n** with the bit value of the scale count **Sc** (step S63). If the predetermined number of stages **n** is greater than the scale count **Sc**, then the bit value of the scale count **Sc** is subtracted from the bit value of the predetermined number of stages **n**, yielding a difference value **L** and 20 setting the selection signal to the division operation (step S65). However, if the predetermined number of stages **n** is less than the scale count **Sc**, then the bit value of the predetermined number of stages **n** is subtracted from the bit value

of the scale count \mathbf{Sc} , yielding the difference value \mathbf{L} and setting the selection signal to the multiplication operation (step S67).

FIG. 6 is a flowchart for showing the steps of the coefficient calculation performed by the coefficient calculation unit 53 of FIG. 4. First, 5 the coefficient calculation unit 53 receives both the difference value \mathbf{L} , i.e., the difference between the bit value of the predetermined number of stages \mathbf{n} and the bit value of the scale count \mathbf{Sc} (step S71). Next, the coefficient calculation unit 53 calculates the quotient \mathbf{Q} and the remainder \mathbf{R} by dividing the difference value \mathbf{L} by 2 (step S73). Then the quotient \mathbf{Q} is outputted to the 10 division and multiplication calculation unit 57, while the remainder \mathbf{R} is outputted to the bit compensation unit 58 (step S75).

FIG. 7 is a flowchart for showing the steps of the division and multiplication performed by the division and multiplication calculation unit 57 of FIG. 4. First, the division and multiplication calculation unit 57 receives 15 data $\mathbf{S1}$ (output from the second operation unit 55), the quotient \mathbf{Q} (output from the coefficient calculation unit 53) and the selection signal \mathbf{D} (output from the division and multiplication selection unit 51) (step S81). Next, the division and multiplication calculation unit 57 determines whether the selection signal \mathbf{D} is for the division operation or for the multiplication operation based on the 20 received data (step S83). If the selection signal \mathbf{D} is for the division operation $\mathbf{D1}$, the division and multiplication calculation unit 57 divides the data $\mathbf{S1}$ (output from the second operation unit 55) by $2^{\mathbf{Q}}$, yielding a result value $\mathbf{S0}$ (step S85). On the other hand, if the selection signal \mathbf{D} is not for the division

operation, the division and multiplication calculation unit 57 multiplies the data S_i (output from the second operation unit 55) by 2^Q , yielding a result value S_o (step S87).

- FIG. 8 is a flowchart for showing the steps of the compensation of bit signal performed by the bit compensation unit 58. First, the bit compensation unit 58 receives the selection signal D (output from the division and multiplication selection unit 51), the remainder R (output from the coefficient calculation unit 53) and the bit signal S_o (output from the division and multiplication calculation unit 57) (step S81). Next, the bit compensation unit 58 determines whether the remainder R is “1” (step S83). If the remainder R is not “1”, then the bit compensation unit 58 outputs the bit signal S_o output from the division and multiplication unit 57 intact (step S95).

- When the remainder R is “1”, then it is determined whether the selection signal D is for the division operation, $D1$, or the multiplication operation, $D2$ (step S97). If the selection signal D is set for the division operation $D1$, then the bit compensation unit 58 performs the multiplication operation on the bit signal S_o output from the division and multiplication calculation unit 57, outputting result values $t_{11} = S_o \times 1/2$, $t_{12} = S_o \times 1/8$, $t_{13} = S_o \times 1/16$, $t_{14} = S_o \times 1/64$, respectively (step S98).

- On the other hand, if the selection data D is for the multiplication operation $D2$, then the bit compensation unit 58 performs the multiplication operations on the bit signal S_o output from the division and multiplication